搜索资源列表
RISC_CPU
- 1. RISC工作每执行一条指令需要八个时钟周期。RISC的复位和启动通过rst控制，rst高电平有效。Rst为低时，第一个fetch到达时CPU开始工作从Rom的000处开始读取指令，前三个周期用于读指令。 在对总线进行读取操作时，第3.5个周期处，存储器或端口地址就输出到地址总线上，第4--6个时钟周期，读信号rd有效，读取数据到总线，逻辑运算。第7个时钟周期，rd无效，第7.5个时钟地址输出PC地址，为下一个指令做好准备 对总线写操作时，在第3.5个时钟周期处，建立写的地址，第
ca01
- The Computer Architecture Lecture Notes. It includes general information about CPU and MIPS. Also, It mentions about RISC and CISC microprocessor.
tx79architecture
- Toshiba TX System RISC TX79 Core Architecture (Symmetric 2-way superscalar 64-bit CPU) Rev. 2.0 This user’s manual describes the C790 superscalar microprocessor for the system designer, paying special attention to the software interface and th
risc_FPGA
- 使用ISE12.1开发的简单cpu基于RISC的！有测试代码。没有下载到板子上，通过了测试！有详细解释-ISE12.1 FPGA CPU RISC
TMS470R1VF288
- The TMS470R1VF288(1) devices are members of the Texas Instruments TMS470R1x family of general- purpose16/32-bit reduced instruction set computer (RISC) microcontrollers. The VF288 microcontroller offers high performance tilizing the high-speed A
Insiders_Guide_XC166
- The C166S V2 CPU core used in the XC166 seriesmakes extensive use of Reduced Instruction Set Computer (RISC) concepts to achieve its blend of very highperformance at modest cost.